

Application No.: 10/659,133
Amendment dated: July 24, 2006
Reply to Final Office Action dated: May 23, 2006

LISTING OF THE CLAIMS

1. (Cancelled)
2. (Previously Presented) An apparatus, comprising:

a resource having a plurality of elements, wherein the elements of said resource are selectively partitioned and;

at least first and second components to access the elements of said resource; and

an access controller coupled to said resource and said at least first and second components to store a first mask value, wherein access to the partitioned elements by said first and second components is controlled based on said first mask value.
3. (Original) The apparatus of claim 2 wherein said first mask value represents which of the elements of said resource are available for access for a selected component.
4. (Previously Presented) An apparatus comprising:

a memory resource having a plurality of addressable blocks, wherein the addressable blocks of said resource are selectively partitioned;

first and second components adapted to access said memory resource; and

an access controller having a register to store a first mask value, wherein access to addressable blocks of partitions is controlled based on said first mask value.

Application No.: 10/659,133
Amendment dated: July 24, 2006
Reply to Final Office Action dated: May 23, 2006

5. (Original) The apparatus of claim 4 wherein said memory resource is a cache memory.
6. (Original) The apparatus of claim 5 further comprising:
a processor coupled to said cache memory, wherein said first component includes execution of instructions by said processor from a first thread and said second component includes execution of instructions by said processor from a second thread.
7. (Original) The apparatus of claim 6 wherein said first mask value represents which of the addressable blocks of said cache memory are available for eviction.
8. (Original) The apparatus of claim 7 wherein a first mask value is provided for each of said components, said first mask values indicate which of the addressable blocks of said cache memory are available for eviction for one of said components and which of the addressable blocks of said cache memory are available for eviction for at least two of said components.
9. (Original) The apparatus of claim 8 wherein an eviction array is provided indicating the least recently used addressable block of said cache memory and a second mask is provided, said second mask value selecting which bits of said eviction array are used in controlling which of the addressable blocks of said cache memory are available for eviction.

Application No.: 10/659,133
Amendment dated: July 24, 2006
Reply to Final Office Action dated: May 23, 2006

10. (Previously Presented) The apparatus of claim 6, wherein an eviction array is provided indicating a least recently used addressable block of said cache memory and wherein said first mask value is an auxiliary mask value and said auxiliary mask value represents which of the addressable blocks of said cache memory are available for eviction and selects which bits of said eviction array are used in controlling which of the addressable blocks of said cache memory are available for eviction.

11. (Previously Presented) A method comprising:
controlling, with an access controller coupled to at least first and second components, which of said at least first and second components are able to access which elements of a selectively partitioned resource; and
storing in a register of said access controller a first mask value, wherein access to the partitioned elements is controlled based on said first mask value.

12. (Cancelled)

13. (Previously Presented) The method of claim 11 further comprising:
determining which of said first and second components is accessing said resource; and
determining which of the elements of the resource are available for access by the component accessing said resource based on said first mask value.

Application No.: 10/659,133
Amendment dated: July 24, 2006
Reply to Final Office Action dated: May 23, 2006

14-17 (Cancelled)

18. (Previously Presented) A set of instructions residing in a storage medium, said set of instructions capable of being executed by a processor comprising:

controlling, with an access controller coupled to at least first and second components, which of said at least first and second components are able to access which partitions of a selectively partitioned resource; and

storing in a register of said access controller a first mask value, wherein access to the partitioned elements is controlled based on said first mask value.

19. (Cancelled)

20. (Previously Presented) The set of instructions of claim 18, wherein the execution of said set of instructions further comprises:

determining which of said first and second components is accessing said resource; and

determining which of the elements of the resource are available for access by the component accessing said resource based on said first mask value.

21-24 (Cancelled)